Technology Progress 7/99 - 12/99















LWIM in the Field

Continuous system demonstrations and research guidance

- Sept 96
- Sept 96
- Dec 96
- April 97
- •June 97
- October 97
- December 97
- February 97
- April 98
- September 99

29 Palms 29 Palms 29 Palms 29 Palms Aberdeen Proving Ground USS Rushmore 29 Palms Army NTC Army NTC Aberdeen PG USMC data collection USMC Desert Fire USMC Steel Knight USMC Desert Scimitar Army US Navy Steel Knight US Army data acquisition US Army data acquisition



Micropower Infrared Sensor Element

- Bi-Sb junctions -- 105µV/K per junction
- 0.5 μm Silicon Nitride thermal isolation membrane
- Low resistance metallic thermopiles yield low thermal noise
- Electrical resistance is about 60 kΩ for a 116 junction thermopile



4 '4 Sensor Array

- A 4x4 array of infrared sensors allows diverse motion detection capability
- Significant extension over conventional single and dual element devices



Thermopile Performance Characteristics

- Responsivity of 2.1
 V/W with no gain
- Estimated NEP of 1.7 x 10⁻⁸ (W/**Ö**Hz)
- Transient response starts dropping off at a few Hz





Infrared Focal Plane System

- The infrared focal plane system is composed of several elements:
 - micromachined thermal infrared sensor die
 - multifunction pixel processor
 - microcontroller

- The pixel processor has 8 functions:
 - shutdown
 - single pixel quantization
 - horizontal / vertical edge motion detection
 - horizontal / vertical high pass filtering
 - horizontal / vertical low pass filtering





IR Pixel Processor Layout



The 32 channel pixel processor is fabricated in 0.5µm HPCMOS.

The block level schematic illustrates the component placement of the pixel processor.



LWIM Spectrum Analyzer

- Continuous computation of tactical sensor power spectral density
- Scalable and programmable
- Cached-FFT Algorithm (B. Bass)



LWIM Comparison to Existing Wireless System

	Cellular	Bluetooth	LWIM
Noise Figure	8dB	Est (- 26)	~ 25dB
Sensitivity	-102dBm	-70dBm	~ -80dBm
Data rate	~10 kbps	1Mbps	≤ 100kbps
Current consumption	35 - 40mA	\leq 20mA	~ 1 mA

• Range and bandwidth reduction : 60 - 80dB gain in link budget

Two Receiver Architectures



Goal: 1mA entire receiver system peak current drain

- High-Q inductive loads
- Off chip integration: LTCC components
- Two receiver architecture has been developed :
 - » Multi stage architecture: Preselector /LNA/Mixer
 - » Single stage architecture: Preselector/Combined LNA and Mixer

Two Architectures



Multi stage: Gain achieved by

- Preselector: High Q elements
- •LNA transistors gm: Small due to the small current and relatively small transistor sizes
- •LNA output Impedance: High Q components to generate large impedance at the output
- Mixer input: High impedance



Single stage: Gain achieved by

- **Preselector:** High Q elements
- Mixer transistors gm: Small due to the small current and relatively small transistor sizes
- Mixer output Impedance: High impedance



Mixers Double-balanced Gilbert cell Direct conversion High output impedance Output bandwidth > 100 kHz 3V 3V **V**_{bias} V_{bias} IF-• IF+ • IF+ IF-•LO+ LO+ LO LŎ LNA LNA 25 μΑ output **70** μ/ output Preselector Preselector output output Total current drain = 110 μ A Total current drain = 140 μ A



Gain / Noise for Single Stage



Gain/Noise /1dB Compression for Multi Stage



LNA input = -43dBvrms Mixer output = -17.85dBvrms Gain = 25 dB



(effective power)



This front-end: At 1KHz: NF \approx 28dB At 25KHz: NF \approx 19.5 dB

IF Frequency Dependence

• Multi-stage Architecture (0.8 μm)

	@1 khz	@25 khz
Gain	25 dB	24 dB
NF	26 dB	19.5 dB
IP3	-15 dBm	-15 dBm
1 dB	-25 dBm	-25 dBm

• Single-stage Architecture (0.6 μm)

	@1 khz	@25 khz
Gain	30 dB	30 dB
NF	27 dB	21 dB
IP3	-13 dBm	-13 dBm
1 dB	-23 dBm	-23 dBm

Frequency Synthesizer Design

- Frequency synthesizer requirements:
 - switching time: less than 2 msec is adequate for typical wireless sensor applications (latency tolerant)
 - frequency resolution: 250/500 kHz
 - low power operation: < 1.5 mA drain current

• Frequency synthesizer techniques:

- direct digital frequency synthesizer: fast switching, fine frequency resolution, but very high power
- PLL: complex tradeoffs among frequency resolution, switching speed, and spurs; possible low power solution

• PLL architecture choice:

 integer-N architecture: wide channel spacing and relaxed switching time requirements permit this low power PLL architecture

Wide Tuning Range and Low Noise



- minimize K_{VCO} by breaking a widerange tuning curve into several narrower-range tuning curves
 - require continuous and discrete tuning elements
- continuous tuning: CMOS varactor
- discrete tuning: select L or C
 - » choose C, mature for CMOS implementation
 - » binary-weighted SC tuning
- require an auxiliary loop in the PLL to automatically search for the proper switch state
- searching algorithm is based on frequency comparison
 - This is done by comparing voltage quantity!

PLL with SC Coarse Tuning Loop



Example: assume f_1 =902, f_H =928 MHz • VCO (@111) < 902 & 928 **b** tuning voltage $\rightarrow V_{DD}$ \Rightarrow comparison stage \rightarrow down \Rightarrow 111 \rightarrow 110, C \downarrow \Rightarrow VCO \rightarrow higher frequency • VCO (@000) > 902 & 928 \Rightarrow tuning voltage \rightarrow V_{SS} \Rightarrow comparison stage \rightarrow up \Rightarrow 000 \rightarrow 001, C[↑] \Rightarrow VCO \rightarrow lower frequency







Measurement Results: SC Loop



tuning waveforms at the LF₁ output

SC loop output spectrum at the 'ok' state

 the SC loop at the 'ok' switch state will lock the VCO to 896 and 928 MHz periodically

LWIM LTCC Integration

• LTCC: Low Temperature Co-fired Ceramic

- low loss substrate
- high quality RF passives
- microsensor integration

